

BCD to Excess-3 Converter

Truth table

85
79
86
84
92

Binary	BCD Input				Excess-3 output			
	B ₃	B ₂	B ₁	B ₀	E ₃	E ₂	E ₁	E ₀
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	1	0	0	1
7	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0

$G_2 = B_2 B_0$

B ₃ B ₂	B ₁ B ₀	00	01	11	10
00	0	0	0	0	0
01	0	1	1	1	1
11	X	X	X	X	X
10	1	1	X	X	X

$G_3 = B_1 B_2$

$G_1 = B_3$

$E_3 =$

$E_3 = B_0 + B_2 B_0 + B_2 B_1$

$E_3 = B_3 + B_2 (B_0 + B_1)$

B₃B₂
00
01
11
10

B ₃ B ₂	B ₁ B ₀	B ₀ B ₁	B ₀ B ₂	B ₀ B ₂	B ₀ B ₂
B ₃ B ₂					
B ₃ B ₂					
B ₃ B ₂					
B ₃ B ₂					

$\bar{A}B = \bar{A} + B$

$B_2(B_1 + B_0) + B_2 \bar{B}_1 \bar{B}_0$

$B_2(B_1 + B_0) + B_2(\bar{B}_1 + \bar{B}_0)$

$= B_2 \oplus (B_1 + B_0)$

$E_2 =$

B ₃ B ₂	B ₁ B ₀	00	01	11	10
B ₃ B ₂	00	0	1	1	1
B ₃ B ₂	01	1	0	0	0
B ₃ B ₂	11	X	X	X	X

$G_1 = \bar{B}_2 B_1$

$E_2 = \bar{B}_2 B_1 + \bar{B}_2 B_0 +$

$B_2 \bar{B}_1 \bar{B}_0$

$= \bar{B}_2 (B_1 + B_0) + B_2 \bar{B}_1 \bar{B}_0$

$B_3 B_2$ $B_1 B_0$

	00	01	11	10
00	1	0	1	0
01	1	0	1	0
11	x	x	x	x
10	1	0	x	x

$$E_1 = \overline{B_1} B_0 + B_1 B_0$$

$$E_1 = B_1 \oplus B_0$$

$L_{G1} = 0$ L_{G2}

$$= \overline{B_1} \overline{B_0} \quad = B_1 B_0$$

$$E_0 =$$

$B_3 B_2$ $B_1 B_0$


	00	01	11	10
00	1	0	0	1
01	1	0	0	1
11	x	x	x	x
10	1	0	x	x

L_{G1} $L_{G2} = B_0$

$$E_0 = B_1 B_0 + \overline{B_1} B_0$$

$$= B_0$$

$$E_0 = \overline{B_0}$$



Half Subtractor:

Input		Output	
A	B	Diff	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0


Full Subtractor:

(S ₂)	(S ₁)	Input		Output	
A	B	A	B	Diff	Borrow
0	0	0	0	0	0
0	0	0	1	1	1
0	1	0	0	1	1
0	1	1	1	0	1
1	0	0	0	1	0
1	0	0	1	0	0
1	1	0	0	0	0
1	1	1	1	1	1


Half Subtractor:



full Subtractor (Difference)



full Subtractor (Borrow)



BCD Adder:-

- BCD is less efficient than binary.
- BCD ~~Binary~~ needs more bits than binary to encode the same decimal no.
- BCD arithmetic is more complicated than binary arithmetic.
- The advantage of a BCD code is that the conversion from decimal to BCD or vice versa is simpler.

	Decimal	Binary	BCD
	0	0000	0000
	1	0001	0001
	2	0010	0010
BCD &	3	0011	0011
Binary are	4	0100	0100
different	5	0101	0101
same.	6	0110	0110
	7	0111	0111
	8	1000	1000
	9	1001	1001
	10	1010	0001 0000
	11	1011	0001 0001
BCD & binary	12	1100	0001 0010
are different	13	1101	0001 0011
	14	1110	0001 0100
	15	1111	0001 0101

Advantages of BCD codes.

- ① It is very similar to decimal system.
- ② we need to remember binary equivalent of decimal no. 0 to 9 only.

Disadvantages.

- ① The addition & subtraction of BCD have different rules.
- ② BCD arithmetic is more complicated.
- ③ BCD needs more no. of bits than binary to represent the same decimal no. so BCD is less efficient than binary.

BCD addition:-

- In BCD addition we have to deal with three different situations.
- Assume that two 4 bit BCD nos. A & B are being added. Then three cases to be considered are.

- ① Sum is equal to or less than 9 & carry is 0.
- ② Sum is greater than 9 & carry is 0.
- ③ Sum is less than or equal to 9 but carry is 1.

② The addition is to be carried out as normal binary addition.

① Sum equal to or less than 9 with carry 0.

$$\begin{array}{r} + 6 \\ 3 \\ \hline 9 \end{array} \quad + \quad \begin{array}{r} 0110 \\ 0011 \\ \hline 1001 \end{array} \quad \begin{array}{l} \text{Sum is a} \\ \text{valid BCD no.} \end{array}$$

$$\begin{array}{r} + 2 \\ 6 \\ \hline 8 \end{array} \quad \begin{array}{r} 0010 \\ 1011 \\ \hline 1001 \end{array} \quad \begin{array}{l} \text{Sum is a valid BCD no.} \end{array}$$

Requires no correction.

② Sum greater than 9 but carry = 0.

- In this case the sum of two BCD no. is greater than 9 that means it is an invalid BCD no. but the final carry is 0.


- Whenever this occurs the sum has to be corrected by the addition of six (0110) in the invalid BCD no.

$$\begin{array}{r}
 + \quad 0001 \quad 0001 \quad \text{Incorrect BCD result} \\
 \quad 0000 \quad 0110 \quad \text{Add 6.} \\
 \hline
 \rightarrow \quad \underline{0001} \quad \underline{0411} \\
 \quad \quad 1 \quad \quad 7 \quad \text{Correct result.}
 \end{array}$$

Block diagram of BCD adder:

4-bit, BCD adder should consist of the following blocks:

- 1) A 4-bit binary adder to add the given numbers A & B.
- 2) A combinational circuit to check if Sum is greater than 9 or carry = 1.
- 3) One more 4-bit binary adder to add six (0110) to the incorrect sum if Sum > 9 or carry = 1.



Design of Combinational circuit:-

The o/p of combinational circuit should be 1 if the sum produced by adder 1 is greater than 9 i.e. 1001. The truth table is

Sum bits of adder 1	Inputs				Outputs
	S ₃	S ₂	S ₁	S ₀	Y
	0	0	0	0	0
	0	0	0	1	0
	0	0	1	0	0
	0	0	1	1	0
	0	1	0	0	0
	0	1	0	1	0
	0	1	1	0	0
	0	1	1	1	0
	1	0	0	0	0
	1	0	0	1	0

S ₃	S ₂	S ₁	S ₀	Y
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

Sum is invalid
BCD no.
∴ Y = φ.


S ₃ S ₂		S ₁ S ₀			
		00	01	11	10
00	0	0	0	0	
01	0	0	0	0	
11	1	1	1	1	
10	0	0	1	1	

$G_1 = S_3 S_2$
 $G_2 = S_3 S_1$


$Y = S_3 S_2 + S_3 S_1$ — Combinational circuit.

→ The output of the Combinational circuit should be 1 if Cout of adder-1 is high. Therefore Y is ORed with Cout of adder-1.

→ The o/p of Combinational circuit is connected to B_3, B_2 inputs of adder-2 & $B_3 = B_0 = 0$ as they are connected to ground permanently. This makes $B_3 B_2 B_1 B_0 = 0110$ if $Y' = 1$.



2:1 Multiplexer:-



Enable	select i/p s	o/p Y
0	X	0
1	0	D ₀
1	1	D ₁

Realization of a 2:1 Mux using gates:-


Enable	Select s	D ₀	D ₁	o/p Y
0	X	X	X	0
1	0	X	0	0
1	0	X	1	1 ← $Y = E\bar{S}D_0$
1	1	0	X	0
1	1	1	X	1 ← $Y = ES D_1$

from the truth table it is clear that $Y=1$ for only two cond?

$$Y = E\bar{S}D_0 + ES D_1$$

$$Y = E(\bar{S}D_0 + S D_1)$$

A 4:1 Multiplexer:-




Select i/p		o/p Y
S ₁	S ₀	Y
0	0	D ₀
0	1	D ₁
1	0	D ₂
1	1	D ₃

→ Here $n=4$, hence no. of select lines i.e. $m=2$ so that $2^m = n$. The strobe terminal has not been included to reduce the complexity.

$$Y = \bar{S}_1\bar{S}_0 D_0 + \bar{S}_1 S_0 D_1 + S_1\bar{S}_0 D_2 + S_1 S_0 D_3$$

8:1 Multiplexer:-




Enable	select i/p			o/p.
	s ₂	s ₁	s ₀	
0	X	X	X	0
1	0	0	0	D ₀
1	0	0	1	D ₁
1	0	1	0	D ₂
1	0	1	1	D ₃
1	1	0	0	D ₄
1	1	0	1	D ₅
1	1	1	0	D ₆
1	1	1	1	D ₇

- When the Strobe or enable input is 0, the o/p will be 0 irrespective of any i/p.
- With E=1, we can select any one of the eight data i/p & connect it to the o/p.

16:1 Mux:-

- It has 16 data i/p, 4 select lines, one enable or strobe i/p & one o/p.
- When the Strobe or enable input E=0, the multiplexer o/p Y=0 irrespective of the status of other i/p.
- With E=1, we can select any one of the 16 inputs with the help of select i/p lines & connect the selected i/p to the o/p.



Truth Table
for

Enable E	Select i/p				o/p. Y
	S ₃	S ₂	S ₁	S ₀	
0	0	0	0	0	D ₀
1	0	0	0	1	D ₁
1	0	0	1	0	D ₂
1	0	0	1	1	D ₃
1	0	1	0	0	D ₄
1	0	1	0	1	D ₅
1	0	1	1	0	D ₆
1	0	1	1	1	D ₇
1	1	0	0	0	D ₈
1	1	0	0	1	D ₉
1	1	0	1	0	D ₁₀
1	1	0	1	1	D ₁₁
1	1	1	0	0	D ₁₂
1	1	1	0	1	D ₁₃
1	1	1	1	0	D ₁₄
1	1	1	1	1	D ₁₅


Multiplexer Tree! →

The multiplexers having more no. of i/p can be obtained by cascading two or more multiplexers with less no. of i/p. This is called as multiplexer tree.

Exp! obtain an 8:1 multiplexer using two 4:1 multiplexers.


select i/p			o/p Y
S ₂	S ₁	S ₀	
0	0	0	D ₀
0	0	1	D ₁
0	1	0	D ₂
0	1	1	D ₃
1	0	0	D ₄
1	0	1	D ₅
1	1	0	D ₆
1	1	1	D ₇

Exp. 2 Implement a 16:1 multiplexer using 4:1 multiplexer (4)



* Cascading of Multiplexer

- This is achieved by enable/strobe input



8:1 multiplexer by cascading two 4:1 multiplexer


- * Assignment : 1. Construct 16:1 multiplexer by using 4:1 Mux.
- 2. Design a 2:1 Mux using the basic gates.

• Combinational Logic Design Using Multiplexer

Advantage

1. Logic design is simplified
 2. Not necessary to simplify the logic expression
 3. Minimizes the number of IC's required to be used
- Implement the expression using a Multiplexer

$$f(A, B, C, D) = \sum m(0, 2, 3, 6, 8, 9, 12, 14)$$




● Implementation of 4 variable function using 8:1 Mux.

● Implement the following function using 8:1 mux.

$$f(A, B, C, D) = \sum m(2, 4, 5, 7, 10, 14) \quad (\text{MAY-98, 8M})$$

	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
\bar{A}	0	1	2	3	4	5	6	7
A	8	9	10	11	12	13	14	15
	0	0	1	0	\bar{A}	\bar{A}	A	\bar{A}



Logic Diagram

● Assignment: Implement a 16:1 mux using 4:1 Mux
(MAY 08, MAY 01, MAY 00, 8 MARKS)

* Implement the following function using 4:1 Mux

$$F(A, B, C, D) = \sum m(0, 1, 5, 9, 10, 15)$$


→

	Mux input			
	D ₀	D ₁	D ₂	D ₃
$\bar{C}\bar{D}$	0	4	8	12
$\bar{C}D$	1	5	9	13
$C\bar{D}$	2	6	10	14
CD	3	7	11	15


$\bar{C}\bar{D} + \bar{C}D = \bar{C}$
 $\bar{C}D + C\bar{D} = C \oplus D$

Demultiplexer

- Accepts single input and distributes it over several outputs
- The Select input determines which output the data input will be transmitted
- The number of output line is n and the number of select line is m then $n = 2^m$



* Implementation of 1:4 demultiplexer




$$Y_0 = \bar{S}_1 \bar{S}_0 \text{ Din}$$

$$Y_1 = S_1 \bar{S}_0 \text{ Din}$$

$$Y_2 = \bar{S}_1 S_0 \text{ Din}$$


$$Y_3 = S_1 S_0 \text{ Din}$$

Implementation using logic gates:



Implementation of 4:1 ^{De} Mux

* Cascading De-Mux



8:1 De-Mux using 4:1 De-Mux


- Implementation of full subtractor using 1:8 De-Mux
- Truth table for full subtractor

Input			Output	
A	B	Cin	D	Count
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

From truth table


$$D = f(A, B, C_{in}) = \sum m(1, 2, 4, 7)$$

$$C_{out} = f(A, B, C_{in}) = \sum m(1, 2, 3, 7)$$



• De-Coder


1. Decoder is combinational ckt
2. Like De-Mux it does not have Data input line



Truth table

Input		Outputs			
A	B	D ₀	D ₁	D ₂	D ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Magnitude Comparator:-



- fig. shows the digital comparator, is a combinational circuit designed to compare the two n -bit binary words applied at its inputs.
- The comparator has ~~to~~ has three outputs $A < B$, $A = B$ & $A > B$. Depending on the result of comparison one of these outputs will go high.

1-bit Magnitude Comparator:-

- 1-bit comparator compares the two ~~say~~ single bit no. A & B & produces an output that indicates the result of the comparison.

Truth table of 1-bit Comparator:

Inputs.		Outputs.		
A	B	$Y_1 = A < B$	$Y_2 = A = B$	$Y_3 = A > B$
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

$$Y_1 = (A < B) = \bar{A}B$$

$$Y_2 = (A = B) = \bar{A}\bar{B} + AB = \overline{A \oplus B}$$

$$Y_3 = A\bar{B}$$

A-2-bit Comparator:-


- for a 2-bit Comparator, each input word is 2 bit long.
- Truth table for 2-bit Comparator.

Input				output		
A ₁	A ₀	B ₁	B ₀	A < B	A = B	A > B
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	1	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	1	1
1	1	1	1	0	1	0

$$A < B = \bar{A}_1 \bar{A}_0 B_0 + \bar{A}_1 B_1 + \bar{A}_0 B_1 B_0$$

$$A = B = (A_1 \odot B_1) (A_0 \odot B_0) \quad \text{where } \odot = \text{EX-NOR}$$

$$A > B = A_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 \bar{B}_0 + A_1 \bar{B}_1$$



9's compl. of No.

BCD Adder ckt.

- Carry - 1 then add one.
 - carry - 0 result is -ve. & find 9's compl

$9 - 3 = 6$

$3 - 9 = -6$

1001 - BCD for 9
 $+ 0110$ - 9's comp. of 3

 1111 - Invalid BCD
 $+ 0110$ - Add 6

 10101
 0110 - BCD for 6

0011 - BCD for 3
 $+ 0000$ - 9's compl. of 9

 0011 - Carry is not generated, result is -ve & in 9's compl. form
 Ans. 0110 - 9's compl. of 0011